Transient Nature of Negative Capacitance in Ferroelectric Field-Effect
  Transistors by Ng, Kwok et al.
 1 
 
Abstract—Negative capacitance (NC) in ferroelectrics, which 
stems from the imperfect screening of polarization, is considered 
a viable approach to lower voltage operation in the field-effect 
transistors (FETs) used in logic switches. In this paper, we discuss 
the implications of the transient nature of negative capacitance for 
its practical application. It is suggested that the NC effect needs to 
be characterized at the proper time scale to identify the type of 
circuits where functional NC-FETs can be used effectively.  
 
Index Terms—Fe-FET, ferroelectric, MOSFET, NC-FET, 
negative capacitance, screening, steep subthreshold, transient.  
Recently, there has been much interest in the negative 
capacitance (NC) phenomenon in ferroelectrics, which could 
potentially reduce the energy consumption in field-effect 
transistors (FETs) due to the enhanced subthreshold slope [1-
3]. While there is much debate on the physics, interpretation, 
and applications of this NC effect, there is a general consensus 
that the phenomenon is metastable in nature [4]. In order to 
measure negative capacitance, as well as to put this 
phenomenon to use in a real device, particular constraints have 
to be considered. In particular, Catalan et al [5] pointed out the 
transient effects associated with the dynamics of screening 
processes in ferroelectric capacitors. We follow up on that 
discussion and address the transient nature of NC-FET 
functionality that must follow. 
One of the main problems in transistor scaling is the power 
consumption, which turns into heat of the integrated circuits. In 
MOSFETs, it is critical to maximize the subthreshold slope so 
that a certain ON/OFF current ratio can be obtained with the 
minimum supply voltage. However, semiconductor physics 
places a fundamental theoretical limit on the maximum slope at 
60 mV/decade at room temperature [6]. Exploiting negative 
capacitance in NC-FET can presumably overcome this limit to 
achieve a class of low-power transistors with a steep 
subthreshold slope sharper than 60 mV/decade. 
In the ferroelectric-based NC-FET, the starting assumption is 
the negative capacitance from the section with a negative slope 
in the P-E (polarization-field) curve shown in Fig. 1(a), which 
arises from the thermodynamic consideration of electrically 
induced transition from one polarization state to the opposite 
 
. 
one. In this paper, we discuss the transient electrical behavior 
of the ferroelectric-based NC-FET. 
A conventional P-E hysteresis curve typically measured in 
ferroelectric capacitors (Fig. 1(b)) does not exhibit a negative 
slope, and hence, in contrast to the loop in Fig. 1(a), has no 
negative capacitance. The schematics shown in Fig. 2 help 
illustrate this difference and the benefits of negative 
capacitance. The NC-FET structure comprises a ferroelectric 
layer added on top of the gate dielectric of a regular MOSFET. 
The gate voltage Vg applied in the direction of turning the 
transistor ON drops partially across the ferroelectric, VFE, and 
partially across the MOSFET, VFET, so that Vg = VFE + VFET. 
With an incremental gate bias Vg, the applied field induces 
polarization within the ferroelectric. Note that the 
depolarization field, associated with the switched polarization, 
acts against the applied field. The net charge density, defined as 
a difference between the polarization P and the screening 
charge density , determines the net field inside the 
ferroelectric capacitor, and ultimately the terminal voltage 
across it VFE. Negative capacitance implies that the switched 
polarization is not completely screened during switching so that 
|P| > ||. From 
𝑉𝐹𝐸 =
( − 𝑃)𝑡𝐹𝐸

,                                     (1) 
( is permittivity and tFE is ferroelectric thickness) VFE is 
negative and that VFET > Vg (from Vg = VFET + VFE). The 
last inequality is the voltage gain that NC-FET is in pursuit of, 
which leads to steeper subthreshold slope and higher current. 
We now focus on the transient response of both the 
polarization and screening charges. As was pointed out by 
Catalan et al [5], the polarization process can occur at a much 
faster rate than the response of the screening charges. While the 
polarization switching time ts can be in the sub-ns range (which 
is still well above the ultimate physical limit) [7,8], the 
screening charges need much longer time to re-arrange for a 
new polarization state. Specifically, redistribution of the 
screening charges on the electrodes occurs with the 
characteristic time sc determined by many factors; the 
dielectric properties of the ferroelectrics and interfaces, the 
electrode materials, and, especially, the external circuitry 
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parameters. This time is typically of the order of several 
nanoseconds or longer [9]. Hence, negative capacitance can be 
detected only when the polarization has already switched (or at 
least partially switched) but the screening has not completed 
yet. To help measure negative capacitance, it was suggested to 
slow down the screening process by adding a large resistor in 
series to increase sc [1].  
Figure 3 illustrates the transient behavior of the NC-FET 
qualitatively. After a step voltage is applied to the gate to turn 
on the n-channel transistor (Fig 3(a)), it takes a certain 
switching time ts for polarization to reverse (Fig. 3(b)), and 
redistribution of the screening charges follows with a larger 
time constant sc. Figure 3(c) shows the change of voltage 
across the ferroelectric capacitor VFE during these processes. 
The negative voltage value comes from the polarization P 
before the new distribution of the screening charges  is fully 
established. As the screening charges begin to balance out the 
polarization charges, the negative voltage across the 
ferroelectric diminishes. Figure 3(d) shows that the NC-FET 
current is higher than that of a regular MOSFET, but only up 
until sc. Thus, an important point to be emphasized here is that 
in steady state the ON-current cannot capitalize on the negative 
capacitance effect. Equivalently, the P-E loop in Fig. 1(a) is 
only transient and transforms into the loop in Fig. 1(b) with 
time. 
As emphasized in Fig. 4, the steady-state subthreshold slope 
and the ON-current are likely to be lower than those of a 
MOSFET, due to the added ferroelectric layer leading to a 
thicker total dielectric thickness. But a faster gate-voltage ramp 
can help to realize larger current and steeper subthreshold slope. 
This can explain some of the positive measurements reported. 
It has been proposed to add positive capacitance in series to 
“stabilize” the negative capacitance. It is necessary to balance 
the composite system to have positive net capacitance to be 
“stabilized”. Also, this series capacitor is acting as a load line 
with the proper value and slope to intercept the P-E curve in 
Fig. 1(a) at the region of negative slope [2]. However, while it 
is indeed a necessary condition for NC-FET to operate, it 
addresses different concerns and does not stabilize the transient 
effects (in time evolution) discussed here. 
It would be beneficial here to compare the different time 
scales of NC measurements and NC-FET device operation. 
Commonly in the I-V measurements, including that of the 
subthreshold log(Id)-Vg curves, the voltage ramping rates are in 
the order of 10 - 100 ms. In the capacitance measurements, a 
small AC signal time domain usually lies in the range from 1 µs 
to 0.1 ms (frequency domain from 1 MHz to 10 kHz). These 
time constants are much longer than the typical sc. Hence, our 
point is that negative capacitance and transistor subthreshold 
slope steeper than the 60 mV/decade cannot be realized in DC 
(steady-state) conditions. Faster measurements are a better 
approach to observe this phenomenon. It is also important to 
fully characterize sc, in addition to ts, as they both have 
important effect on circuit performance as briefly discussed 
later. 
Some examples of measurements beneficial to get some idea 
of the screening time include subthreshold characteristics 
measured with different gate voltage ramping rates. Another is 
a step voltage to the gate from Vg1 to Vg2, and monitor the 
response of FET current as a function of time. 
While we empathize that faster gate voltage ramp can help 
realize negative capacitance and hence steeper subthreshold 
slope, one has to also monitor the hysteresis between the 
ramping up (turning on) and ramping down (turning off) 
directions. The hysteresis can be worse with faster ramping rate, 
and the over-all effects have to be addressed. 
For optimum circuit performance, the polarization switching 
time ts should be as short as possible, as it sets the high speed 
limit of using the negative capacitance feature. On the other 
hand, the screening time sc should be as long as possible for 
the benefit of higher current. Specifically, in a CMOS inverter, 
sc should be long enough to discharge (for n-channel device) 
all the nodal charges to reach the low-voltage state. This 
requires accurate knowledge of sc, the circuit topology, and the 
parasitic effects. In this respect, accurate time-dependent 
compact models would be necessary to get the detailed 
 
Fig. 2.  (a) Schematics of NC-FET with a ferroelectric on top of a regular 
MOSFET. (b) Voltage and charge distributions in NC-FET. Circled charges P 
are due to polarization. Un-circled charges  are screening charges on the 
electrodes or at the surfaces/interfaces. Internal screening charges inside the 
ferroelectric are ignored. VFE is voltage across the ferroelectric. VFET is 
voltage across the rest of the structure, which is similar to a regular MOSFET, 
and Vg = VFE + VFET. 
  
 
Fig. 1.  P-E curve across the ferroelectric terminals; (a) with negative 
capacitance and (b) without negative capacitance and with hysteresis. 
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performance of different circuits. But the NC-FET compact 
models [10 -11] need to capture the screening-charge-related 
transient characteristics and even the hysteresis effects, so 
accurate characterization of the transient response of NC-FET 
is mandatory. 
There are additional issues to be dealt with if the NC-FETs 
are to be used in real circuits. First, reliability needs to be 
checked since the gate dielectric in series with the ferroelectric 
will experience a higher field than produced by the supply 
voltage, due to the voltage gain. Second, in this paper, we have 
discussed the turn-ON process, but the turn-OFF cycle needs to 
be examined as well. As discussed, the transistor current at a 
steady state will likely be lower than that of a regular MOSFET, 
and this impact will depend on circuit topology. The 
requirement of a matching capacitance to that of the 
ferroelectric layer may also demand a thicker oxide layer than 
state-of-the-art in MOSFETs. Another well-known potential 
problem is hysteresis between turning-on and turning-off. For 
analog circuit applications, all these issues are expected to be 
more complicated and critical. 
 In summary, we analyzed the transient nature of negative 
capacitance in ferroelectric devices, which stems from the 
difference in the rates of polarization reversal and screening 
processes. In order to observe and utilize the steep subthreshold 
in NC-FET devices, we suggest that one has to perform pulse 
measurements in a time scale much shorter in comparison with 
the polarization switching time. More importantly, application 
of NC-FETs needs to be examined in the context of real-circuit 
performance where the NC transient nature is taken into 
account. One of the attractive approaches for realization of the 
NC-FET devices could be employment of the multidomain 
ferroelectric superlattices [3] where polarization screening is 
inherently suppressed, potentially giving rise to a more steady 
negative capacitance effect.  
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